Workshop Notification 2016 :: 2 Days FDP in VLSI Technology, Bangalore
View: 243
Website http://www.maven-silicon.com |
Edit Freely
Category FDP ; Faculty Development Program ; Functional verification ; VLSI
Deadline: July 15, 2016 | Date: September 03, 2016-September 04, 2016
Venue/Country: bangalore, India
Updated: 2016-06-14 13:51:26 (GMT+9)
Call For Papers - CFP
Invitation from Maven Silicon!!Maven Silicon, Bangalore is organizing a Faculty Development Program (FDP) on “Functional Verification” in collaboration with Aceic Design Technologies on 3rd and 4th,September 2016.Workshop Agenda• ASIC Verification Methodologies• System Verilog HVL• Verification Planning and Management• UVM - Universal Verification Methodology• Current & future trends in Semiconductor Industry• Labs - Memory Design• Case Study - AHB UVC RegistrationThe details of registration fee are as follows:Early Bird Registration Registration Rs. 3,000/- Rs. 5,000/-Early Bird Offer applicable up-to 30th June,2016! Kindly contact us for group discounts for 2 or more faculties joining from same college.How to apply?CLICK HERE TO REGISTER ON-LINE :https://docs.google.com/a/maven-silicon.com/forms/d/1HyTAGaOp1piGYPJscttWor5ARGUtHF8Dt_4Mx5KLhdA/viewform?c=0&w=1In case of any ambiguities please feel free to call us on 080-49565395 / 9901278009 , or mail us to priyankamaven-silicon.com/ vimalamaven-silicon.com
Keywords: Accepted papers list. Acceptance Rate. EI Compendex. Engineering Index. ISTP index. ISI index. Impact Factor.
Disclaimer: ourGlocal is an open academical resource system, which anyone can edit or update. Usually, journal information updated by us, journal managers or others. So the information is old or wrong now. Specially, impact factor is changing every year. Even it was correct when updated, it may have been changed now. So please go to Thomson Reuters to confirm latest value about Journal impact factor.